

# **Parallel Processing**

**Winter Term 2024/25** 

Roland Wismüller
Universität Siegen
roland.wismueller@uni-siegen.de
Tel.: 0271/740-4050, Büro: H-B 8404

Stand: October 29, 2024



Parallel Processing (1/15)



# **Parallel Processing**

**Winter Term 2024/25** 

2 Basics of Parallel Processing

### 2 Basics of Parallel Processing ...




#### **Contents**

- Motivation
- Parallelism
- Parallelism and data dependences
- Parallel computer architectures
- Parallel programming models
- Organisation forms for parallel programs
- Performance considerations
- → A design process for parallel programs

#### Literature

- → Ungerer
- Grama, Gupta, Karypis, Kumar



Parallel Processing (3/15)

70

#### 2.1 Motivation



#### What is parallelism?

- In general:
  - executing more than one action at a time
- Specifically with respect to execution of programs:
  - at some point in time
    - more than one statement is executed and / or
    - more than one pair of operands is processed
- → Goal: faster solution of the task to be processed
- Problems: subdivision of the task, coordination overhead

#### 2.1 Motivation ...



#### Why parallel processing?

- → Applications with high computing demands, esp. simulations
  - climate, earthquakes, superconductivity, molecular design, ...
- Example: protein folding
  - → 3D structure, function of proteins (Alzheimer, BSE, ...)
  - ▶  $1, 5 \cdot 10^{11}$  floating point operations (Flop) / time step
  - ightharpoonup time step:  $5 \cdot 10^{-15} s$
  - $\rightarrow$  to simulate:  $10^{-3}s$
  - $\rightarrow$  3 · 10<sup>22</sup> Flop / simulation
  - ⇒ ⇒ 1 year computation time on a PFlop/s computer!
- ➤ For comparison: world's currently fastest computer: Frontier (ORNL, USA), 1206 PFlop/s (with 8699904 CPU cores!)



Parallel Processing (3/15)

72

#### 2.1 Motivation ...




#### Why parallel processing? ...

- Moore's Law: the computing power of a processor doubles every 18 months
  - but: memory speed increases much slower
  - 2040 the latest: physical limit will be reached
- → Thus:
  - → high performance computers are based on parallel processing
  - even standard CPUs use parallel processing internally
    - super scalar processors, pipelining, multicore, ...
- ➡ Economic advantages of parallel computers
  - cheap standard CPUs instead of specifically developed ones

#### Notes for slide 73:

An estimation of the end of "Moore's Law":




73-1

### 2.1 Motivation ...



### Architecture trend of high performance computers





#### 2.2 Parallelism



### What is a parallel programm?

- A parallel program can be viewed as a partially ordered set of instructions (activities)
  - the order is given by the dependences between the instructions
- Independent instructions can be executed in parallel





Parallel Processing (3/15)

75

#### 2.2 Parallelism ...




#### Concurrency vs. pipelining

- Concurrency (Nebenläufigkeit): instructions are executed simultaneously in different exceution units
- Pipelining: execution of instructions is subdivided into sequential phases.
  - Different phases of **different** instruction **instances** are executed simultaneously.
- → Remark: here, the term "instruction" means a generic compute activity, depending on the layer of abstraction we are considering
  - e.g., machine instruction, execution of a sub-program

#### 2.2 Parallelism ...



#### Concurrency vs. pipelining ...



Roland Wismüller
Betriebssysteme / verteilte Systeme

Parallel Processing (3/15)

77

#### 2.2 Parallelism ...



#### At which layers of programming can we use parallelism?

- There is no consistent classification
- ➤ E.g., layers in the book from Waldschmidt, *Parallelrechner: Architekturen Systeme Werkzeuge*, Teubner, 1995:
  - application programs
  - cooperating processes
  - data structures
  - statements and loops
  - machine instruction

"They are heterogeneous, subdivided according to different characteristics, and partially overlap."

#### 2.2 Parallelism ...



#### View of the application developer (design phase):

- "Natural parallelism"
  - e.g., computing the forces for all stars of a galaxy
  - often too fine-grained
- **▶ Data parallelism** (domain decomposition, *Gebietsaufteilung*)
  - e.g., sequential processing of all stars in a space region

#### Task parallelism

e.g., pre-processing, computation, post-processing, visualisation



Parallel Processing (3/15)

79

#### 2.2 Parallelism ...



#### View of the programmer:

#### **→** Explicit parallelism

 exchange of data (communication / synchronisation) must be explicitly programmed

#### Implicit parallelism

- by the compiler
  - directive controlled or automatic
  - loop level / statement level
  - compiler generates code for communication
- within a CPU (that appears to be sequential from the outside)
  - super scalar processor, pipelining, ...

#### 2.2 Parallelism ...



#### View of the system (computer / operating system):

- Program level (job level)
  - independent programs
- Process level (task level)
  - cooperating processes
  - mostly with explicit exchange of messages

#### → Block level

- light weight processes (threads)
- communication via shared memory
- often created by the compiler
  - parallelisation of loops



Parallel Processing (3/15)

81

#### 2.2 Parallelism ...



### View of the system (computer / operating system): ...

#### **→** Instruction level

- elementary instructions (operations that cannot be further subdivided in the programming language)
- scheduling is done automatically by the compiler and/or by the hardware at runtime
- e.g., in VLIW (EPIC, e.g. Itanium) and super scalar processors


#### Sub-operation level

- compiler or hardware subdivide elementary instructions into sub-operations that are executed in parallel
  - e.g., with vector or array operations



#### **Granularity**

- Defined by the ratio between computation and communication (including synchronisation)
  - intuitively, this corresponds to the length of the parallel instruction sequences in the partial order
  - determines the requirements for the parallel computer
    - especially its communication system
  - influences the achievable acceleration (speedup)
- Coarse-grained: program and process level
- → Mid-grained: block level
- Fine-grained: instruction level



Parallel Processing (3/15)

83

### 2.3 Parallelisation and Data Dependences



(Animated slide)

- ▶ Important question: when can two instructions  $S_1$  and  $S_2$  be executed in parallel?
  - → Answer: if there are no dependences between them
- ightharpoonup Assumption: instruction  $S_1$  can and should be executed **before** instruction  $S_2$  according to the sequential code

• e.g.: 
$$S_1$$
:  $x = b + 2 * a$ ;  
 $y = a * (c - 5)$ ;  
 $S_2$ :  $z = abs(x - y)$ ;

- but also in different iterations of a loop
- ightharpoonup True / flow dependence (*echte Abhängigkeit*)  $S_1 \stackrel{\delta^t}{
  ightharpoonup} S_2$

$$S_1$$
: a[1] = a[0] + b[1];  
 $S_2$ : a[2] = a[1] + b[2]; S1 (i=1) writes to a[1], which is later read by S2 (i=2)

### 2.3 Parallelisation and Data Dependences ...



(Animated slide)

ightharpoonup Anti dependence (*Antiabhängigkeit*)  $S_1 \stackrel{\delta^a}{
ightharpoonup} S_2$ 

$$S_1$$
: a[1] = a[2];  
 $\delta^a$   
 $S_2$ : a[2] = a[3];

S1 (i=1) read the value of a[2], which is overwritten by S2 (i=2)

lacktriangle Output dependence (*Ausgabeabhängigkeit*)  $S_1 \stackrel{\delta^o}{ o} S_2$ 

$$S_1$$
:  $s = a[1];$   
 $\delta_0$   
 $S_2$ :  $s = a[2];$ 

S1 (i=1) writes a value to s, which is overwritten by S2 (i=2)

Anti and Output dependences can always be removed by consistent renaming of variables



Parallel Processing (3/15)

85


### 2.3 Parallelisation and Data Dependences ...



(Animated slide)

#### Data dependences and synchronisation

- Two instructions  $S_1$  and  $S_2$  with a data dependence  $S_1 \to S_2$  can be distributed by different threads **only if** a correct synchronisation is performed
  - $ightharpoonup S_2$  must be executed **after**  $S_1$
  - e.g., by using signal/wait or a message
- in the previous example:





# **Parallel Processing**

#### **Winter Term 2024/25**

21.10.2024

Roland Wismüller Universität Siegen roland.wismueller@uni-siegen.de Tel.: 0271/740-4050, Büro: H-B 8404

Stand: October 29, 2024



Parallel Processing (4/15)

νi

### 2.4 Parallel Computer Architectures



### Classification of computer architectures according to Flynn


- Criteria for differentiation:
  - how many instruction streams does the computer process at a given point in time (single, multiple)?
  - how many data streams does the computer process at a given point in time (single, multiple)?
- Thie leads to four possible classes:
  - SISD: Single Instruction stream, Single Data stream
    - single processor (core) systems
  - → MIMD: Multiple Instruction streams, Multiple Data streams
    - all kinds of multiprocessor systems
  - SIMD: vector computers, vector extensions, GPUs
  - MISD: empty, not really sensible

### 2.4 Parallel Computer Architectures ...



#### **Classes of MIMD computers**

- Considering two criteria:
  - physically global vs. distributed memory
  - shared vs. distributed address space
- → NORMA: No Remote Memory Access
  - distributed memory, distributed address space
  - i.e., no access to memory modules of non-local nodes
  - communication is only possible via messages
  - typical representative of this class:
    - distributed memory systems (DMM)
      - also called MPP (massively parallel processor)
    - in principle also any computer networks (cluster, grid, cloud, ...)



Parallel Processing (4/15)

88

### 2.4 Parallel Computer Architectures ...




#### Classes of MIMD computers ...

- **► UMA: Uniform Memory Access** 
  - global memory, shared address space
  - all processors access the memory in the same way
  - access time is equal for all processors
  - typical representative of this class: symmetrical multiprocessor (SMP), early multicore-CPUs
- NUMA: Nonuniform Memory Access
  - distributed memory, shared address space
  - access to local memory is faster than access to remote one
  - typical representative of this class:
    distributed shared memory (DSM) systems, modern multicore-CPUs

### 2.4 Parallel Computer Architectures ...






### 2.4.1 MIMD: Message Passing Systems



### Multiprocessor systems with distributed memory



- ▶ NORMA: No Remote Memory Access
- Good scalability (up to several 100000 nodes)
- Communication and synchronisation via message passing

### 2.4.1 MIMD: Message Passing Systems ...



#### **Historical evolution**

- → In former times: proprietary hardware for nodes and network
  - distinct node architecture (processor, network adapter, ...)
  - often static interconnection networks with store and forward
  - often distinct (mini) operating systems
- → Today:
  - cluster with standard components (PC server)
    - usually with SMP (sometimes vector computers) as nodes
    - nodes often use accelerators (GPUs)
  - switched high performance interconnection networks
    - → 100Gbit/s Ethernet, Infiniband, ...
  - standard operating systems (UNIX or Linux derivates)



Parallel Processing (4/15)

92

### 2.4.1 MIMD: Message Passing Systems ...



#### **Properties**

- No shared memory or address areas between nodes
- Communication via exchange of messages
  - application layer: libraries like e.g., MPI
  - system layer: proprietary protocols or TCP/IP
  - latency caused by software often much larger than hardware latency ( $\sim 1-50 \mu s$  vs.  $\sim 20-100 ns$ )
- In principle unlimited scalability
  - e.g. Frontier: 135936 nodes, (8699904 cores)

### 2.4.1 MIMD: Message Passing Systems ...



#### **Properties ...**

- Independent operating system on each node
- Often with shared file system
  - e.g., parallel file system, connected to each node via a (distinct) interconnection network
  - or simply NFS (in small clusters)
- Usually no single system image
  - user/administrator "sees" several computers
- Often no direct, interactive access to all nodes
  - batch queueing systems assign nodes (only) on request to parallel programs
    - often exclusively: space sharing, partitioning
  - often small fixed partition for login and interactiv use




Parallel Processing (4/15)

94

### 2.4.2 MIMD: Shared Memory Systems




#### Symmetrical multiprocessors (SMP)



- Global address space
- UMA: uniform memory access
- Communication and Synchronisation via shared memory
- only feasible with very few processors (ca. 2 - 32)



#### Multiprocessor systems with distributed shared memory (DSM)



- Distributed memory, accessible by all CPUs
- NUMA: non uniform memory access
- Combines shared memory and scalability

Roland Wismüller
Betriebssysteme / verteilte Systeme

Parallel Processing (4/15)

96

### 2.4.2 MIMD: Shared Memory Systems ...




#### **Properties**

- All Processors can access all resources in the same way
  - but: different access times in NUMA architectures
    - distribute the data such that most accesses are local
- Only one instance of the operating systems for the whole computer
  - distributes processes/thread amongst the available processors
  - all processors can execute operating system services in an equal way
- Single system image
  - for user/administrator virtually no difference to a uniprocessor system
- Especially SMPs (UMA) only have limited scalability



#### **Caches in shared memory systems**

- - stores copies of the most recently used data from main memory
  - when the data is in the cache: no access to main memory is necessary
    - access is 10-1000 times faster
- Cache are essential in multiprocessor systems
  - otherwise memory and interconnection network quickly become a bottleneck
  - exploiting the property of locality
    - each process mostly works on "its own" data
- But: the existance of multiple copies of data cean lead to inconsistencies: cache coherence problem (☞ BS-1)



Parallel Processing (4/15)

98


### 2.4.2 MIMD: Shared Memory Systems ...



(Animated slide)

#### **Cache Coherence Problem: Example**

- Assumption: write access directly updates main memory
- Three processors access the same memory location and get different results!





#### **Enforcing cache coherency**

- During a write access, all affected caches (= caches with copies) must be notified
  - caches invalidate or update the affected entry
- In UMA systems
  - bus as interconnection network: every access to main memory is visible for everybody (broadcast)
  - caches "listen in" on the bus (bus snooping)
  - (relatively) simple cache coherence protocols
    - e.g., MESI protocol
  - but: bad scalability, since the bus is a shared central resource



Parallel Processing (4/15)

100

### 2.4.2 MIMD: Shared Memory Systems ...




#### Enforcing cache coherency ...

- → In NUMA systems (ccNUMA: cache coherent NUMA)
  - accesses to main memory normally are not visible to other processors
  - affected caches must be notified explicitly
    - requires a list of all affected caches (broadcasting to all processors is too expensive)
    - message transfer time leads to additional consistency problems
  - cache coherence protocols (directory protocols) become very complex
  - but: good scalability



#### Memory consistency (Speicherkonsistenz)

- Cache coherence only defines the behavior with respect to one memory location at a time
  - which values can a read operation return?
- Remaining question:
  - when does a processor see the value, which was written by another processor?
  - more exact: in which order does a processor see the write operations on different memory locations?



Parallel Processing (4/15)

102

### 2.4.2 MIMD: Shared Memory Systems ...



#### Memory consistency: a simple example

Thread $T_1$	Thread $T_2$
A = O;	B = 0;
;	;
A = 1;	B = 1;
<pre>print B;</pre>	print A;


- Intuitive expectation: the output "0 0" can never occur
- → But: with many SMPs/DSMs the output "0 0" is possible
  - (CPUs with dynamic instruction scheduling or write buffers)
- In spite of cache coherency: intuitively inconsistent view on the main memory:

$$T_1$$
: A=1, B=0  $T_2$ : A=0, B=1



#### **Definition: sequential consistency**

Sequential consistency is given, when the result of each execution of a parallel program can also be produced by the following abstract machine:



Roland Wismüller
Betriebssysteme / verteilte Systeme

Parallel Processing (4/15)

104

### 2.4.2 MIMD: Shared Memory Systems ...



#### Interleavings (Verzahnungen) in the example

# Some possible execution sequences using the abstract machine:

$$A = 0$$
  $B = 0$   $B = 0$   $B = 0$   $B = 0$   $B = 1$   $B =$ 

# No sequential consistency:

$$A = 0$$

$$B = 0$$


$$B = 1$$
print A
$$A = 1$$
print B
$$B = 0$$

$$A = 0$$



#### Weak consistency models

- The requirement of sequential consistency leads to strong restrictions for the computer architecture
  - CPUs can not use instruction scheduling and write buffers
  - NUMA systems can not be realized efficiently
- ➤ Thus: parallel computers with shared memory (UMA and NUMA) use weak consistency models!
  - allows, e.g., swapping of write operations
  - however, each processor always sees its own write operations in program order
- → Remark: also optimizing compilers can lead to weak consistency
  - swapping of instructions, register allocation, ...
  - declare the affected variables as atomic / volatile!



Parallel Processing (4/15)

106

### 2.4.2 MIMD: Shared Memory Systems ...



#### Consequences of weak consistency: examples


all variables are initially 0

se	Possible results with equential consistency	<b></b>	"unexpected" behavior with weak consistency:
A=1; print B;	B=1; print A;	0,1 1,0 1,1	due to swapping of the read and write accesses
A=1; valid=1;	while (!valid); print A;	1	due to swapping of the write accesses to A and valid



#### Weak consistency models ...

- Memory consistency can (and must!) be enforced as needed, using special instrcutions
  - fence / memory barrier (Speicherbarriere)
    - all previous memory operations are completed; subsequent memory operations are started only after the barrier
  - acquire and release
    - acquire: subsequent memory operations are started only after the acquire is finished
    - release: all previous memory operations are completed
    - pattern of use is equal to mutex locks



Parallel Processing (4/15)

108

### 2.4.2 MIMD: Shared Memory Systems ...



#### **Enforcing consistency in the examples**

Here shown with memory barriers:

A=1; fence; print B;	B=1; fence; print A;	Fence ensures that the write access is finished before reading
A=1; fence; valid=1;	while (!valid); fence; print A;	Fence ensures that 'A' is valid before 'valid' is set and that A is read only after 'valid' has been set

#### Notes for slide 109:

In C++, there are special atomic types that allow to realize sequential consistency where needed. In C++, the last example would be (using acquire/release):

➡ Initialization:

```
int A = 0;
std::atomic<int> valid = 0;
```

Code of Thread 1:

```
A = 1;
valid.store(1, std::memory_order_release);
```

Code of Thread 2:

```
while (!valid.load(std::memory_order_acquire));
std::cout << A << std::endl;</pre>
```

See, e.g., https://en.cppreference.com/w/cpp/atomic/memory\_order for a detailed discussion.

109-1

#### 2.4.3 SIMD




- Only a single instruction stream, however, the instrcutions have vectors as operands ⇒ data parallelism
- **Vector** = one-dimensional array of numbers
- Variants:
  - vector computers
    - pipelined arithmetic units (vector units) for the processing of vectors
  - SIMD extensions in processors (SSE, AVX)
    - Intel: 128 Bit registers with, e.g., four 32 Bit float values
  - graphics processors (GPUs)
    - multiple streaming multiprocessors
    - streaming multiprocessor contains several arithmetic units (CUDA cores), which all execute the same instruction



(Animated slide)

#### **Example: addition of two vectors**

- $ightharpoonup A_j = B_j + C_j$ , for all j = 1, ..., N
- Vector computer: the elements of the vectors are added in a pipeline: sequentially, but overlapping
  - if a scalar addition takes four clock cycles (i.e., 4 pipeline stages), the following sequence will result:



Roland Wismüller
Betriebssysteme / verteilte Systeme

Parallel Processing (4/15)

111

### 2.4.3 SIMD ...




(Animated slide)

#### **Example: addition of two vectors**

$$ightharpoonup A_j = B_j + C_j$$
, for all  $j=1,...,N$ 

- SSE and GPU: several elements of the vectors are added concurrently (in parallel)
  - if, e.g., four additions can be done at the same time, the following sequence will result:



Arithmetic Unit 1

Arithmetic Unit 2

Arithmetic Unit 3


Arithmetic Unit 4

Time



(Animated slide)

### **Architecture of a GPU (NVIDIA Fermi)**



Roland Wismüller
Betriebssysteme / verteilte Systeme

Parallel Processing (4/15)

113

#### Notes for slide 113:

The current NVIDIA Ampere Architecture is similar, with some differences:

- it has a total of 8192 cores
- in addition to int32 and fp32 cores, each SM also has 8 fp64 cores and one tensor core.



#### **Programming of GPUs (NVIDIA Fermi)**

- Partitioning of the code in groups (warps) of 32 threads
- Warps are distributed to the streaming multiprocessors (SEs)
- → Each of the two warp schedulers of an SE executes one instruction with 16 threads per clock cycle
  - in a SIMD manner, i.e., the cores all execute the same instruction (on different data) or none at all
  - e.g., with if-then-else:
    - irst some cores execute the then branch,
    - then the other cores execute the else branch
- Threads of one warp should address subsequent memory locations
  - only in this case, memory accesses can be merged

Roland Wismüller
Betriebssysteme / verteilte Systeme


Parallel Processing (4/15)

114

#### **High Performance Supercomputers** 2.4.4



#### **Trends**



### 2.4.4 High Performance Supercomputers ...



#### **Typical architecture:**

- Message passing computers with SMP nodes and accelerators (e.g. GPUs)
  - at the highest layer: systems with distributed memory
  - nodes: NUMA systems with partially shared cache hierarchy
  - in addition one or more accelerators per node
- Compromise between scalability, programmability and performance
- Programming with hybrid programming model
  - message passing between the nodes (manually, MPI)
  - shared memory on the nodes (compiler supported, e.g., OpenMP)
  - if need be, additional programming model for accelerators




Parallel Processing (4/15)

116

### 2.4.4 High Performance Supercomputers ...



#### Typical architecture: ...






# **Parallel Processing**

**Winter Term 2024/25** 

22.10.2024

Roland Wismüller
Universität Siegen
roland.wismueller@uni-siegen.de
Tel.: 0271/740-4050, Büro: H-B 8404

Stand: October 29, 2024



Parallel Processing (5/15)

vii

### **Lunch with the ET-I Profs**



- Wednesday, Oct. 23rd 12:00 - 13:00LEO Paul-Bonatz Campus
- Explicit offer for asking questions to ETI professors, e.g.:
  - can I write my Thesis abroad?
  - what kind of industry collaborations do you have?
  - hat sort of Erasmus partnerships do you have?
  - which lectures would you recommend me to take?
  - **→** ...?

### 2.5 Parallel Programming Models



#### In the followig, we discuss:

- Shared memory
- Message passing
- Distributed objects
- Data parallel languages
- ➤ The list is not complete (e.g., data flow models, PGAS)



Parallel Processing (5/15)

118

#### Notes for slide 118:

- In the data flow model, a program is specified as a data flow graph (c.f. 2.7.7), where a node can be computed ('fired') as soon as all its input data is available. The edges in the data flow actually are the true dependences of the program.
- ▶ PGAS = Partitioned Global Address Space. PGAS languages offer a shared memory programming model on a distributed memory computer. In a PGAS language, pointers (or references) can point to data on a remote node. When the pointer is dereferenced, the compiler automatically generates the required message exchange for fetching or storing the data.

### 2.5.1 Shared Memory



- Light weight processes (threads) share a common virtual address space
- ➡ The "more simple" parallel programming model
  - all threads have access to all data
  - also good theoretical foundation (PRAM model)
- Mostly with shared memory computers
  - however also implementable on distributed memory computers (with large performance panalty)
    - shared virtual memory (SVM)
- → Examples:
  - → PThreads, Java Threads, C++ Threads
  - → Intel Threading Building Blocks (TBB)
  - → OpenMP (ISS 3.1)



Parallel Processing (5/15)

119

### 2.5.1 Shared Memory ...




#### **Example for data exchange**

#### **Producer Thread**

#### **Consumer Thread**


#### **Execution Sequence:**



### 2.5.2 Message Passing



- Processes with separate address spaces
- Library routines for sending and receiving messages
  - → (informal) standard for parallel programming: MPI (Message Passing Interface, 🖙 4.2)
- Mostly with distributed memory computers
  - but also well usable with shared memory computers
- → The "more complicated" parallel programming model
  - explicit data distribution / explicit data transfer
  - typically no compiler and/or language support
    - parallelisation is done completely manually



Parallel Processing (5/15)

121

### 2.5.2 Message Passing ...



#### **Example for data exchange**

#### **Producer Process Consumer Process** send(receiver, receive(&buffer, &buffer, size); buffer\_length); System call System call Check permissions Block the process (thread) **Prepare DMA** DMA to network interface DMA from network to OS buffer Interrupt Copy OS buffer to user buffer **User Process** Set process to ready Operating System (OS) Process the message Hardware

#### 2.5.3 Distributed Objects



- ➡ Basis: (purely) object oriented programming
  - access to data only via method calls
- Then: objects can be distributed to different address spaces (computers)
  - at object creation: additional specification of a node
  - object reference then also identifies this node
  - method calls via RPC mechanism
    - e.g., Remote Method Invocation (RMI) in Java
  - more about this: lecture "Distributed Systems"
- Distributed objects alone do not yet enable parallel processing
  - additional concepts / extensions are necessary
    - e.g., threads, asynchronous RPC, futures

```
Roland Wismüller
Betriebssysteme / verteilte Systeme
```

Parallel Processing (5/15)

123


#### Notes for slide 123:

#### **Example**

- Class Scene as description of a scene
  - constructor Scene(int param)
  - method Image generate() computes the image
- Computation of three images with different parameters (sequentialy):


```
Scene s1 = new Scene(1);
Scene s2 = new Scene(2);
Scene s3 = new Scene(3);
Image i1 = s1.generate();
Image i2 = s2.generate();
Image i3 = s3.generate();
show(i1, i2, i3);
```

#### Parallel computing with threads




123-2

#### Parallel computing with asynchronous RPC



#### Parallel computing with futures



123-4

### 2.5.4 Data Parallel Languages



- Goal: support for data parallelism
- Sequential code is amended with compiler directives
  - Specification, how to distribute data structures (typically arrays) to processors
- Compiler automatically generates code for synchronisation or communication, respectively
  - operations are executed on the processor that "possesses" the result variable (owner computes rule)
- Example: HPF (High Performance Fortran)
- → Despite easy programming not really successful
  - only suited for a limited class of applications
  - good performance requires a lot of manual optimization

#### 2.5.4 Data Parallel Languages ...



(Animated slide)

#### **Example for HPF**

```
REAL A(N,N), B(N,N)

!HPF$ DISTRIBUTE A(BLOCK,*)
!HPF$ ALIGN B(:,:) WITH A(:,:)

DO I = 1, N


DO J = 1, N

A(I,J) = A(I,J) + B(J,I)

END DO

END DO
```

- ightharpoonup Processor 0 executes computations for I = 1 .. N/4
- → Problem in this example: a lot of communication is required
  - → B should be distributed in a different way.



Parallel Processing (5/15)

125

#### Notes for slide 125:

For ease of understanding, the example assumes that the matrix is stored in row-major order (i.e., the layout in main memory is row 0, row 1, ...), as it is used by C and C++.


However, Fortran actually stores arrays in column-major order (i.e., the layout in main memory is column 0, column 1, ...). This means that actually  ${\tt A}$  should be distributed with

!HPF\$ DISTRIBUTE A(\*,BLOCK) and the I and J loops should be interchanged.

#### 2.6 Focus of this Lecture



- Explicit parallelism
- Process and block level
- Coarse and mid grained parallelism
- MIMD computers (with SIMD extensions)
- Programming models:
  - shared memory
  - message passing



Parallel Processing (5/15)

126

### 2.7 Organisation Forms for Parallel Programs



Models / patterns for parallel programs


#### 2.7.1 Embarrassingly Parallel

- The task to be solved can be divided into a set of completely independent sub-tasks
- All sub-tasks can be solved in parallel
- No data exchange (communication) is necessary between the parallel threads / processes
- Ideal situation!
  - when using n processors, the task will (usually) be solved n times faster
  - (for reflection: why only usually?)

### 2.7.1 Embarrassingly Parallel ...



#### Illustration





Parallel Processing (5/15)

128

# 2.7.1 Embarrassingly Parallel ...




### **Examples for embarrassingly parallel problems**

- Computation of animations
  - → 3D visualizations, animated cartoons, motion pictures, ...
  - each image (frame) can be computed independently
- Parameter studies
  - multiple / many simulations with different input parameters
  - e.g., weather forecast with provision for measurement errors, computational fluid dynamics for optimizing an airfoil, ...



### 2.7.2 Manager/Worker Model (Master/Slave Model)

- A manager process creates independent tasks and assigns them to worker processes
  - several managers are possible, too
  - a hierarchy is possible, too: a worker can itself be the manager of own workers



- The manager (or sometimes also the workers) can create additional tasks, while the workers are working
- The manager can become a bottleneck
- The manager should be able to receive the results asynchronously (non blocking)



Parallel Processing (5/15)


130

## 2.7.2 Manager/Worker Model (Master/Slave Model) ...



### Typical application

- Often only a part of a task can be parallelised in an optimal way
- → In the easiest case, the following flow will result:





### 2.7.2 Manager/Worker Model (Master/Slave Model) ...



#### **Examples**

- Image creation and processing
  - manager partitions the image into areas; each area is processed by one worker
- Tree search
  - manager traverses the tree up to a predefined depth; the workers process the sub-trees





Task Pool



Parallel Processing (5/15)

132

### 2.7 Organisation Forms for Parallel Programs ...



### 2.7.3 Work Pool Model (Task Pool Model)


- Tasks are explicitly specified using a data structure
  - input data + task description, if necessary
- → Centralized or distributed pool (list) of tasks
  - workers (threads or processes) fetch tasks from the pool
    - usually much more tasks than workers
    - good load balancing is possible
  - accesses must be synchronised
- Workers can put new tasks into the pool, if need be
  - e.g., with divide-and-conquer

W1



#### 2.7.4 Divide and Conquer

- Recursive partitioning of the task into independent sub-tasks
- Tasks dynamically create new sub-tasks
- Problem: limiting the number of tasks
  - esp. if tasks are directly implemented by threads / processes
- ➡ Solutions:
  - create a new sub-task only, if its size is larger than some minimum
  - maintain a task pool, which is executed by a fixed number of threads



Parallel Processing (5/15)

134

## 2.7.4 Divide and Conquer ...



(Animated slide)

#### **Example: parallel quicksort**

 $Qsort(A_{1..n})$ 

If n=1: done.


Else:

Determine the *pivot* S.

Reorder A such that  $A_i \leq S$  for  $i \in [1, k[$  and  $A_i \geq S$  for  $i \in [k, n]$ .

Execute Qsort( $A_{1..k-1}$ ) and Qsort( $A_{k..n}$ ) in parallel.

### **Example:**



### 2.7.4 Divide and Conquer ...



(Animated slide)

#### **Example: parallel quicksort**

 $Qsort(A_{1..n})$ 


If n=1: done.

Else:

Determine the pivot S.

Reorder A such that  $A_i \leq S$  for  $i \in [1, k[$  and  $A_i \geq S$  for  $i \in [k, n].$ 

Execute  $\operatorname{Qsort}(A_{1 \dots k-1})$  and  $\operatorname{Qsort}(A_{k \dots n})$  in parallel.



\* Assumption: thread executes first call itself and creates new thread for the second one

Roland Wismüller
Betriebssysteme / verteilte Systeme

Parallel Processing (5/15)

136

# 2.7.4 Divide and Conquer ...



(Animated slide)

### **Example: parallel quicksort**

 $Qsort(A_{1..n})$ 


If n=1: done.

Else:

Determine the pivot S.

Reorder A such that  $A_i \leq S$  for  $i \in [1, k[$  and  $A_i \geq S$  for  $i \in [k, n]$ .

Execute Qsort( $A_{1..k-1}$ ) and Qsort( $A_{k..n}$ ) in parallel.



\* Additional Assumption: new thread is created only if array length > 2



#### 2.7.5 Data parallel Model: SPMD

- Fixed, constant number of processes (or threads, respectively)
- One-to-one correspondence between tasks and processes
- All processes execute the same program code
  - however: conditional statements are possible ...
- For program parts which cannot be parallelised:
  - replicated execution in each process
  - execution in only one process; the other ones wait
- Usually loosely synchronous execution:
  - alternating phases with independent computations and communication / synchronisation




Parallel Processing (5/15)

138

# 2.7.5 Data parallel Model: SPMD ...




### Typical sequence






#### 2.7.6 Fork/Join Model

- Program consists of sequential and parallel phases
- Thread (or processes, resp.) for parallel phases are created at run-time (fork)
  - one for each task
- At the end of each parallel phase: synchronisation and termination of the threads (join)





Parallel Processing (5/15)


140

### 2.7 Organisation Forms for Parallel Programs ...



### 2.7.7 Task-Graph Model

- Tasks and their dependences (data flow) are represented as a graph
- An edge in the graph denotes a data flow
  - e.g., task 1 produces data, task 2 starts execution, when this data is entirely available




- Assignment of tasks to processors usually in such a way, that the necessary amount of communication is as small as possible
  - e.g., tasks 1, 5, and 7 in one process



#### 2.7.8 Pipeline Model

- A stream of data elements is directed through a sequence of processes
- The execution of a task starts as soon as a data element arrives
- Pipeline needs not necessarily be linear
  - general (acyclic) graphs are possible, as with the task-graph model
- Producer/consumer synchronisation between the processes



Roland Wismüller Betriebssysteme / verteilte Systeme

Parallel Processing (5/15)

142



# **Parallel Processing**

**Winter Term 2024/25** 

28.10.2024

Roland Wismüller Universität Siegen roland.wismueller@uni-siegen.de Tel.: 0271/740-4050, Büro: H-B 8404


Stand: October 29, 2024



#### 2.8 Performance Considerations



- ➡ Which performance gain results from the parallelisation?
- Possible performance metrics:
  - execution time, throughput, memory requirements, processor utilisation, development cost, maintenance cost, ...
- → In the following, we consider execution time
  - execution time of a parallel program: time between the start of the program and the end of the computation on the last processor



Roland Wismüller
Betriebssysteme / verteilte Systeme

Parallel Processing (6/15)

143

### 2.8.1 Performance Metrics



### Speedup (Beschleunigung)

- Reduction of execution time due to parallel execution
- Absolute speedup

$$S(p) = \frac{T_s}{T(p)}$$

- $lacktriangledown T_s = ext{execution time of the sequential program (or the best sequential algorithm, respectively)}$
- $lacktriangledown T(p) = ext{execution time of the parallel program (algorithm) with } p ext{ processors}$



### Speedup (Beschleunigung) ...

► Relative speedup (for "sugarcoated" results ...)

$$S(p) = rac{T(1)}{T(p)}$$

- $lacktriangleright T(1) = ext{execution time of the parallel program (algorithm) with one processor}$
- ightharpoonup Optimum: S(p) = p
- ightharpoonup Often: with **fixed** problem size, S(p) declines again, when p increases
  - more communication, less computing work per processor

Roland Wismüller
Betriebssysteme / verteilte Systeme

Parallel Processing (6/15)

145


#### Notes for slide 145:

Sometimes, the relative speedup is computed with respect to the parallel execution on a small number of processors. This is neccessary, when the problem cannot be solved sequentially, e.g., due to time or memory constraints. In such cases, the absolute speedup cannot be determined.



### Speedup (Beschleunigung) ...

→ Typical trends:



Statements like "speedup of 7.5 with 8 processors" can not be extrapolated to a larger number of processors

Roland Wismüller
Betriebssysteme / verteilte Systeme

Parallel Processing (6/15)

146

#### 2.8.1 Performance Metrics ...



#### **Amdahl's Law**

- Defines an upper limit for the achievable speedup
- Basis: usually, not all parts of a program can be parallelized
  - due to the programming effort
  - due to data dependences
- Let a be the **portion of time** of these program parts in the **sequential** version of the program. Then:

$$S(p) \, = \, rac{T_s}{T(p)} \, \le \, rac{1}{a + (1-a)/p} \, \le \, rac{1}{a}$$

ightharpoonup With a 10% sequential portion, this leads to  $S(p) \leq 10$ 

#### Notes for slide 147:

If a portion a of the sequential execution time is not parallelizable, then the parallel execution time in the best case is

$$T(p) = a \cdot T_s + (1-a) \cdot \frac{T_s}{p}$$

Thus

$$S(p) \, = \, rac{T_s}{T(p)} \, \leq \, rac{T_s}{a \cdot T_s + (1-a) \cdot rac{T_s}{p}} \, = \, rac{1}{a + (1-a)/p}$$

147-1

#### 2.8.1 Performance Metrics ...



### Superlinear speedup

- Sometimes we observe S(p)>p, although this should actually be impossible
- → Causes:
  - implicit change in the algorithm
    - e.g., with parallel tree search: several paths in the search tree are traversed simultaneously
      - limited breadth-first search instead of depth-first search
  - cache effects
    - with p processors, the amount of cache is p times higher that with one processor
    - thus, we also have higher cache hit rates



### **Efficiency**

$$E(p) = rac{S(p)}{p}$$

- Metrics for the utilisation of a parallel computer
- $ightharpoonup E(p) \leq 1$ , the optimum would be E(p) = 1



Parallel Processing (6/15)


149


#### 2.8.1 Performance Metrics ...



### **Scalability**

Typical observations:





Reason: with increasing p: less work per processor, but the same amount of (or even more) communication



#### Scalability ...

- ightharpoonup How must the problem size W increase with increasing number of processors p, such that the efficiency stays the same?
- Answer is given by the isoefficiency function
- Parallel execution time

$$T(p) = rac{W + T_o(W,p)}{p}$$

- $ightharpoonup T_o(W,p) =$ overhead of parallel execution
- T and W are measured as the number of elementary operations
- → Thus:

$$W = rac{E(p)}{1-E(p)} \cdot T_o(W,p)$$

Roland Wismüller
Betriebssysteme / verteilte Systeme

Parallel Processing (6/15)

151

#### Notes for slide 151:

With

$$T(p) = rac{W + T_o(W, p)}{p}$$

we get

$$S(p) = rac{W}{T(p)} = rac{W \cdot p}{W + T_o(W,p)}$$

and

$$E(p) = \frac{S(p)}{p} = \frac{W}{W + T_o(W, p)} = \frac{1}{1 + T_o(W, p)/W}$$

Thus:

$$rac{T_o(W,p)}{W} = rac{1-E(p)}{E(p)}$$

and

$$W = \frac{E(p)}{1 - E(p)} \cdot T_o(W, p)$$



#### Scalability ...

- ightharpoonup Isoefficiency function I(p)
  - ightharpoonup solution of the equation  $W = K \cdot T_o(W, p)$  w.r.t. W
  - ightharpoonup K =constant, depending on the required efficiency
- ightharpoonup Good scalability:  $I(p) = \mathcal{O}(p)$  or  $I(p) = \mathcal{O}(p \log p)$
- ightharpoonup Bad scalability:  $I(p) = \mathcal{O}(p^k)$
- $\rightarrow$  Computation of  $T_o(W, p)$  by analysing the parallel algorithm
  - how much time is needed for communication / synchronisation and potentially additional computations?
  - more details and examples in chapter 2.8.5



Parallel Processing (6/15)

152

#### 2.8.2 Reasons for Performance Loss



- → Access losses due to data exchange between tasks
  - e.g., message passing, remote memory access
- Utilisation losses due to insufficent degree of parallelism
  - e.g., waiting for data, load imbalance
- Conflict losses due to shared use of ressources by multiple tasks
  - e.g., conflicts when accessing the network, mutual exclusion when accessing data
- Complexity losses due to additional work neccessary for the parallel execution
  - e.g., partitioning of unstructured grids

#### 2.8.2 Reasons for Performance Loss ...



- Algorithmic losses due to modifications of the algorithms during the parallelisation
  - e.g., worse convergence of an iterative method
- Dumping losses due to computations, which are executed redundantly but not used later on
  - e.g., lapsed search in branch-and-bound algorithms
- Breaking losses when computations should end
  - e.g., with search problems: all other processes must be notified that a solution has been found

Roland Wismüller
Betriebssysteme / verteilte Systeme

Parallel Processing (6/15)


154

### 2.8.3 Load Balancing



#### Introduction

- For optimal performance: processors should compute equally long between two (global) synchronisations
  - synchronisation: includes messages and program start / end



- ▶ Load in this context: execution time between two synchronisations
  - other load metrics are possible, e.g., communication load
- ► Load balancing is one of the goals of the mapping phase

#### Reasons for load imbalance

- Unequal computational load of the tasks
  - e.g., atmospheric model: areas over land / water
- Heterogeneous execution plattform
  - e.g., processors with different speed
- Computational load of the tasks changes dynamically
  - e.g., in atmospheric model, depending on the simulated time of day (solar radiation)
- Background load on the processors
  - e.g., in a PC cluster

Roland Wismüller
Betriebssysteme / verteilte Systeme

Parallel Processing (6/15)


156

# 2.8.3 Load Balancing ...



(Animated slide)

### **Example: atmospheric model**



- Continents: static load imbalance
- Border between day and night: dynamic load imbalance

### 2.8.3 Load Balancing ...



#### Static load balancing

- ➡ Goal: distribute the tasks to the processors at / before program start, such that the computational load of the processors is equal
- Two fundamentally different approaches:
  - take into account the tasks' different computational load when mapping them to processors
    - extension of graph partitioning algorithms
    - requires a good estimation of a task's load
    - no solution, when load changes dynamically
  - fine grained cyclic or random mapping
    - results (most likely) in a good load balancing, even when the load changes dynamically
    - price: usually higher communication cost

Roland Wismüller
Betriebssysteme / verteilte Systeme


Parallel Processing (6/15)

158

# 2.8.3 Load Balancing ...



### Example: atmospheric model, cyclic mapping



Each processor has tasks with high and low computational load

### 2.8.3 Load Balancing ...



#### **Dynamic load balancing**

- ► Independent (often dyn. created) tasks (e.g., search problem)
  - goal: processors do not idle, i.e., always have a task to process
    - even at the end of the program, i.e., all processes finish at the same time
  - tasks are dynamically allocated to processors and stay there until their processing is finished
    - optimal: allocate task with highest processing time first
- Communicating tasks (SPMD, e.g., stencil algorithm)
  - goal: equal computing time between synchronisations
  - if necessary, tasks are migrated between processors during their execution



Parallel Processing (6/15)

160

### 2.8.4 Performance Analysis of Parallel Software



#### How to determine performance metrics

- Analytical model of the algorithm
  - approach: determine computation and communication time
    - $T(p) = t_{comp} + t_{comm}$
    - ightharpoonup computation/communication ratio  $t_{comp}/t_{comm}$  allows a rough estimation of performance
  - requires a computation model (model of the computer hardware)
- Measurement with the real programm
  - explicit timing measurement in the code
  - performance analysis tools



#### Models for communication time

- ► E.g., for MPI (following Rauber: "Parallele und verteilte Programmierung")
  - lacktriangle point-to-point send:  $t(m) = t_s + t_w \cdot m$
  - ightharpoonup broadcast:  $t(p,m) = \tau \cdot \log p + t_w \cdot m \cdot \log p$
- ightharpoonup Parameters  $(t_s, t_w, \tau)$  are obtained via micro benchmarks
  - selectively measure a single aspect of the system
  - also allow the deduction of implementation characteristics
  - fitting, e.g., using the least square method
    - e.g., for point-to-point send:

```
PC cluster H-A 4111: t_s=71.5~\mu s,~t_w=8.6~ns SMP cluster (remote): t_s=25.6~\mu s,~t_w=8.5~ns SMP cluster (local): t_s=0.35~\mu s,~t_w=0.5~ns
```

```
Roland Wismüller
Betriebssysteme / verteilte Systeme
```


Parallel Processing (6/15)

162

# 2.8.5 Analytical Performance Modelling ...




### **Example: results of the micro benchmark SKaMPI**





#### **Communication protocols in MPI**



Roland Wismüller
Betriebssysteme / verteilte Systeme

Parallel Processing (6/15)

164

## 2.8.5 Analytical Performance Modelling ...



#### **Example: matrix multiplication**

- ightharpoonup Product  $C = A \cdot B$  of two square matrices
- ightharpoonup Assumption: A, B, C are distributed blockwise on p processors
  - ightharpoonup processor  $\mathsf{P}_{ij}$  has  $A_{ij}$  and  $B_{ij}$  and computes  $C_{ij}$
- ullet P $_{ij}$  needs  $A_{ik}$  and  $B_{kj}$  for  $k=1...\sqrt{p}$
- Approach:
  - ⇒ all-to-all broadcast of the A blocks in each row of processors
  - all-to-all broadcast of the B blocks in each column of processors
  - ightharpoonup computation of  $C_{ij} = \sum_{k=1}^{\sqrt{p}} A_{ik} \cdot B_{kj}$




# **Parallel Processing**

#### **Winter Term 2024/25**

29.10.2024

Roland Wismüller
Universität Siegen
roland.wismueller@uni-siegen.de
Tel.: 0271/740-4050, Büro: H-B 8404

Stand: October 29, 2024



Parallel Processing (7/15)

Χ


## 2.8.5 Analytical Performance Modelling ...



(Animated slide)

#### All-to-all broadcast

- → Required time depends on selected communication structure
- This structure may depend on the network structure of the parallel computer
  - who can directly communicate with whom?
- Example: ring topology



p-1 steps: send "newest" data element to successor in ring


ightharpoonup Cost:  $t_s(p-1) + t_w m(p-1)$  (m: data length)



(Animated slide)

#### All-to-all broadcast ...

- Example: communication along a hyper cube
  - ightharpoonup requires only  $\log p$  steps with p processors



- 1. Pairwise exchange in x direction
- 2. Pairwise exchange in y direction
- Pairwise exchange in z direction

$$ightharpoonup$$
 Cost:  $\sum_{i=1}^{\log p} (t_s + 2^{i-1}t_w m) = t_s \log p + t_w m(p-1)$ 

Roland Wismüller
Betriebssysteme / verteilte Systeme


Parallel Processing (7/15)

167

# 2.8.5 Analytical Performance Modelling ...



#### All-to-all broadcast ...





#### Complete analysis of matrix multiplication

- $\rightarrow$  Two all-to-all broadcast steps between  $\sqrt{p}$  processors
  - ightharpoonup each step concurrently in  $\sqrt{p}$  rows / columns
- ightharpoonup Communication time:  $2(t_s \log(\sqrt{p}) + t_w(n^2/p)(\sqrt{p}-1))$
- $ightharpoonup \sqrt{p}$  multiplications of  $(n/\sqrt{p}) \times (n/\sqrt{p})$  sub-matrices
- ightharpoonup Computation time:  $t_c \sqrt{p} \cdot (n/\sqrt{p})^3 = t_c n^3/p$
- ightharpoonup Parallel run-time:  $T(p) \approx t_c n^3/p + t_s \log p + 2t_w (n^2/\sqrt{p})$
- ightharpoonup Sequential run-time:  $T_s = t_c n^3$

Roland Wismüller
Betriebssysteme / verteilte Systeme

Parallel Processing (7/15)

169

#### Notes for slide 169:

When we compare the result for T(p) with the formula  $T(p) = \frac{W + T_o(W,p)}{p}$  slide from 151, we get:

$$T_o(n, p) = p \cdot (t_s \log p + 2t_w(n^2/\sqrt{p}))$$

(We use the problem size n instead of the work W here).

Now, to get the isoefficiency function of our matrix multiplication, we must solve the equation  $n = K \cdot T_o(n, p)$  w.r.t. n. We can do this in approximation by neglecting the term  $t_s \log p$ . Then we get:

$$n = K \cdot p \cdot (2t_w(n^2/\sqrt{p})) = 2 \cdot K \cdot t_w \cdot n^2 \cdot p^{\frac{3}{2}}$$


Or (by dividing both sizes by n and reordering):

$$n = \frac{1}{2 \cdot K \cdot t_w} \cdot p^{\frac{2}{3}}$$

That is  $n(p) = \mathcal{O}(p^{\frac{2}{3}})$ , which implies  $n(p) = \mathcal{O}(p)$ . Thus, matrix multiplication offers (very) good scalability.



#### **Efficiency of matrix multiplication**



# 2.8.6 Performance Analysis Tools




- Goal: performance debugging, i.e., finding and eliminating performance bottlenecks
- Method: measurement of different quantities (metrics), if applicable separated according to:
  - execution unit (compute node, process, thread)
  - source code position (procedure, source code line)
  - → time
- Tools are very different in their details
  - method of measurement, required preparation steps, processing of information, ...
- Some tools are also usable to visualise the program execution

### 2.8.6 Performance Analysis Tools ...



#### **Metrics for performance analysis**

- CPU time (assessment of computing effort)
- → Wall clock time (includes times where thread is blocked)
- Communication time and volume
- Metrics of the operating system:
  - page faults, process switches, system calls, signals
- → Hardware metrics (only with hardware support in the CPU):
  - CPU cycles, floating point operations, memory accesses
  - cache misses, cache invalidations, ...



Parallel Processing (7/15)

172

# 2.8.6 Performance Analysis Tools ...



#### Sampling (sample based performance analysis)

- Program is interrupted periodically
- Current value of the program counter is read (and maybe also the call stack)
- ➤ The full measurement value is assigned to this place in the program, e.g., when measuring CPU time:
  - ⇒ periodic interruption every 10ms CPU time
  - CPU\_time[current\_PC\_value] += 10ms
- Mapping to source code level is done offline
- Result: measurement value for each function / source line

### 2.8.6 Performance Analysis Tools ...



#### Profiling and tracing (event based performance analysis)

- Requires an instrumentation of the programs, e.g., insertion of measurement code at interesting places
  - often at the beginning and end of library routines, e.g., MPI\_Recv, MPI\_Barrier, ...
- → Tools usually do the instrumentation automatically
  - typically, the program must be re-compiled or re-linked
- Analysis of the results is done during the measurement (profiling) or after the program execution (tracing)
- Result:
  - measurement value for each measured function (profiling, tracing)
  - development of the measurement value over time (tracing)

Roland Wismüller
Betriebssysteme / verteilte Systeme

Parallel Processing (7/15)

174

# 2.8.6 Performance Analysis Tools ...



#### **Example: measurement of cache misses**

- Basis: hardware counter for cache misses in the processor
- Sampling based:
  - when a certain counter value (e.g., 419) is reached, an interrupt is triggered
  - cache\_misses[current\_PC\_value] += 419
- Event based:
  - insertion of code for reading the counters:

```
old_cm = read_hw_counter(25);
for (j=0;j<1000;j++)
    d += a[i][j];
cache_misses += read_hw_counter(25)-old_cm;</pre>
```

### 2.8.6 Performance Analysis Tools ...



#### Pros and cons of the methods

- Sampling
  - → low and predictable overhead; reference to source code
  - limited precision; no resolution in time
- → Tracing
  - acquisition of all relevant data with high resolution in time
  - relatively high overhead; large volumes of data
- Profiling
  - reduced volume of data, but less flexible

Roland Wismüller
Betriebssysteme / verteilte Systeme

Parallel Processing (7/15)

176

### 2.9 A Design Process for Parallel Programs




#### Four design steps:

- 1. Partitioning
  - split the problem into many tasks
- 2. Communication
  - specify the information flow between the tasks
  - determine the communication structure
- 3. Agglomeration
  - evaluate the performance (tasks, communication structure)
  - if need be, aggregate tasks into larger tasks
- 4. Mapping
  - map the tasks to processors

(See Foster: Designing and Building Parallel Programs, Ch. 2)

### 2.9 A Design Process for Parallel Programs ...





### 2.9.1 Partitioning



→ Goal: split the problem into as many small tasks as possible

#### Data partitioning (data parallelism)

- Tasks specify identical computations for a part of the data
- In general, high degree of parallelism is possible
- We can distribute:
  - input data
  - output data
  - intermediate data
- → In some cases: recursive partitioning (divide and conquer)
- Special case: partitioning of search space in search problems

### 2.9.1 Partitioning ...



#### **Example: matrix multiplication**

ightharpoonup Product  $C = A \cdot B$  of two square matrices

$$ightharpoonup c_{ij} = \sum_{k=1}^n a_{ik} \cdot b_{kj}, ext{ for all } i,j=1\dots n$$

- This formula also holds when square sub-matrices  $A_{ik}$ ,  $B_{kj}$ ,  $C_{ij}$  are considered instead of single scalar elements
  - block matrix algorithms:

Roland Wismüller
Betriebssysteme / verteilte Systeme

Parallel Processing (7/15)

180

### 2.9.1 Partitioning ...



### **Example: matrix multiplication ...**

- ightharpoonup Distribution of output data: each task computes a sub-matrix of C
- → E.g., distribution of C into four sub-matrices

$$\left( egin{array}{cc} A_{1,1} & A_{1,2} \ A_{2,1} & A_{2,2} \end{array} 
ight) \cdot \left( egin{array}{cc} B_{1,1} & B_{1,2} \ B_{2,1} & B_{2,2} \end{array} 
ight) 
ightarrow \left( egin{array}{cc} C_{1,1} & C_{1,2} \ C_{2,1} & C_{2,2} \end{array} 
ight)$$

Results in four independent tasks:

1. 
$$C_{1,1} = A_{1,1} \cdot B_{1,1} + A_{1,2} \cdot B_{2,1}$$

**2.** 
$$C_{1,2} = A_{1,1} \cdot B_{1,2} + A_{1,2} \cdot B_{2,2}$$

3. 
$$C_{2,1} = A_{2,1} \cdot B_{1,1} + A_{2,2} \cdot B_{2,1}$$


**4.** 
$$C_{2,2} = A_{2,1} \cdot B_{1,2} + A_{2,2} \cdot B_{2,2}$$

### 2.9.1 Partitioning ...



### Example: matrix multiplication $A \cdot B o C$

- → Distribution of intermediate data (higher degree of parallelism)
  - → here: 8 multiplications of sub-matrices



Roland Wismüller
Betriebssysteme / verteilte Systeme

Parallel Processing (7/15)


182

### 2.9.1 Partitioning ...



### **Example: minimum of an array**


- Distribution of input data
  - each threads computates its local minimum
  - afterwards: computation of the global minimum



### 2.9.1 Partitioning ...



#### **Example: sliding puzzle** (partitioning of search space)



Roland Wismüller
Betriebssysteme / verteilte Systeme

Parallel Processing (7/15)


184

# 2.9.1 Partitioning ...



### Task partitioning (task parallelism)

- Tasks are different sub-problems (execution steps) of a problem
- → E.g., climate model



- Tasks can work concurrently or in a pipeline
- max. gain: number of sub-problems (typically small)
- often in addition to data partitioning

#### 2.9.2 Communication



- ➡ Two step approach
  - definition of the communication structure
    - who must exchange data with whom?
    - sometimes complex when using data partitioning
    - often simple when using task partitioning
  - definition of the messages to be sent
    - which data must be exchanged when?
    - taking data dependences into account



Parallel Processing (7/15)

186

#### 2.9.2 Communication ...




#### **Different communication patterns:**

- Local vs. global communication
  - lokal: task communicates only with a small set of other tasks (its "neighbors")
  - global: task communicates with many/all other tasks
- Structured vs. unstructured communication
  - structured: regular structure, e.g., grid, tree
- Static vs. dynamic communication
  - dynamic: communication structure is changing during run-time, depending on computed data
- Synchronous vs. asynchronous communication
  - asynchronous: the task owning the data does not know, when other tasks need to access it

#### 2.9.2 Communication ...



### **Example for local communication: stencil algorithms**



- Here: 5-point stencil (also others are possible)
- Examples: Jacobi or Gauss-Seidel methods, filters for image processing, ...

Roland Wismüller
Betriebssysteme / verteilte Systeme


Parallel Processing (7/15)

188

#### 2.9.2 Communication ...



### **Example for global communication: N-body problem**




- The effective force on a star in a star cluster depends on the masses and locations of all other stars
  - possible approximation: restriction to relatively close stars
    - will, however, result in dynamic communication

#### 2.9.2 Communication ...



### **Example for structured / unstructured communication**

- Structured: stencil algorithms
- Unstructured: "unstructured grids"



- grid points are defined at different density
- edges: neighborhood relation (communication)

Roland Wismüller
Betriebssysteme / verteilte Systeme

Parallel Processing (7/15)

190

# 2.9.3 Agglomeration



- So far: abstract parallel algorithms
- Now: concrete formulation for real computers
  - limited number of processors
  - costs for communication, process creation, process switching,
- → Goals:
  - reducing the communication costs
    - aggregation of tasks
    - replication of data and/or computation
  - retaining the flexibility
    - sufficently fine-grained parallelism for mapping phase



# **Parallel Processing**

#### **Winter Term 2024/25**

04.11.2024

Roland Wismüller
Universität Siegen
roland.wismueller@uni-siegen.de
Tel.: 0271/740-4050, Büro: H-B 8404

Stand: October 29, 2024



Parallel Processing (8/15)

χi

### 2.9.4 Mapping



- Task: assignment of tasks to available processors
- Goal: minimizing the execution time
- → Two (conflicting) strategies:
  - map concurrently executable tasks to different processors
    - high degree of parallelism
  - map communicating tasks to the same processor
    - higher locality (less communication)
- Constraint: load balancing
  - (roughly) the same computing effort for each processor
- The mapping problem is NP complete

### 2.9.4 *Mapping* ...



#### Variants of mapping techniques

- Static mapping
  - fixed assignment of tasks to processors when program is started
  - for algorithms on arrays or Cartesian grids:
    - often manually, e.g., block wise or cyclic distribution
  - for unstructured grids:
    - graph partitioning algorithms, e.g., greedy, recursive coordinate bisection, recursive spectral bisection, ...
- Dynamic mapping (dynamic load balancing)
  - assignment of tasks to processors at runtime
  - variants:
    - tasks stay on their processor until their execution ends
    - task migration is possible during runtime

Roland Wismüller
Betriebssysteme / verteilte Systeme


Parallel Processing (8/15)

193

## 2.9.4 *Mapping* ...



### **Example: static mapping with unstructured grid**



- → (Roughly) the same number of grid points per processor
- Short boundaries: small amount of communication